此信息由浙江大学审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者浙江大学核实,并请同时联系本站处理该转载信息。
[杭州]北京网安信泰技术有限公司杭州分公司
职位:芯片设计工程师|芯片验证工程师
发布时间:2014-12-04
工作地点:其它
信息来源:浙江大学
职位类型:全职
职位描述
北京网安信泰技术有限公司杭州分公司
用人单位行业:计算机硬件及网络设备
用人单位规模:500人以上
用人单位类型:/企业/民营企业/高新技术发展企业
招聘开始时间:2014-12-04 招聘截止时间:2015-03-31 点击率:6
职位名称 工作地点 学历要求 招聘人数(人)
1 芯片设计工程师 浙江杭州西湖区 本科及以上 3
职位描述:Job Description - Implement blocks in Verilog RTL - Synthesize and close timing on the design - Work closely with Design Verification team to review strategy, testplans and assist with debugs - Work on code-coverage analysis, top-level connections, etc. - Assist in lab bring-up, using logic-analyzer tools Skills Required - Ability to translate high-level functions into block designs - Outstanding coding and scripting skills (Verilog, C, Perl). SystemVerilog is a plus. - Demonstrated knowledge in FPGA/ASIC physical aspects (placement, routing, PLL, I/O, memories, etc.) - Experience with industry tools for synthesis, timing analysis - Outstanding written and spoken communication skills - Well organized and Process oriented - Knowledge of Ethernet is a plus - Master degree is preferred.
职位名称 工作地点 学历要求 招聘人数(人)
2 芯片验证工程师 浙江省杭州市西湖区 本科及以上 3
职位描述:Job Description: Participate in architecture and design verification of complex networking ASIC. Responsibilities include: - Standalone and Integrated functional verification; - Documentation and review of Verification architecture and testplans - Develop verification environment (models, checkers, packet manager) using SystemVerilog - Develop random, pseudo-random and directed tests - Establish verification effectiveness using assertion/functional/code coverage and code reviews - RTL and gates simulation, debug and root cause - Regression triage and debug - Formal verification and equivalence checking. - Lab debug and design validation Skills required: - Prior significant verification experience on complex ASICs. - Good background in networking concepts. - Outstanding coding and scripting skills (Verilog, C, Perl). SystemVerilog is a plus. - Chip and system and test experience. - Good planning skills (well partioned designs, well organized code) - Outstanding written and verbal communication skills - Capability of critical thinking, challenging design intent - Master degree is preferred.
用人单位简介
网安信泰技术有限公司是由美国硅谷留学人员回国创办的高新技术企业。 网安信泰致力于研发高性能网络安全芯片和配套软件,为大型数据中心和企业级网络提供安全数据连接。现在面向学校招收软件和芯片设计人才,欢迎弱电类相关专业毕业生加盟。公司地址位于高新区文三路华星时代广场。
公司提供实习机会,可以辅导本科或研究生毕业设计.
联系方式
联系人:房建华
联系人电话:15382398336
联系人邮箱:fangjianhua925@
单位电话:0571-89807901
主页:
传真:
电子邮箱:hr@
地址:
邮编:
好_工_作,上 YingJie Sheng.Com !
本站提醒:如何识别虚假招聘信息?求职必看,切勿受骗上当!
如何写一份简单、直接、高效的求职信?