首页 > 北京 全职 > 职位详细
说明:

此信息由新水木BBS审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者新水木BBS核实,并请同时联系本站处理该转载信息。

Cadence Is Looking For (June 2008)


发布时间:2008-06-08
工作地点:北京
信息来源:新水木BBS
职位类型:全职
职位描述
标 题: Cadence Is Looking For (June 2008)
发信站: 水木社区 (Sat Jun 7 21:27:05 2008), 站内

About Cadence
Cadence(铿腾电子)公司ww***com[点击查看] 是全球最大的EDA (Electronic Design Automation)软件开发商以及电子设计自动化解决方案提供商.我们的产品涵盖了电子设计的整个流程,包括系统级设计,功能验证,IC综合及布局布线,模拟、混合信号及射频IC设计,全定制集成电路设计,IC物理验证,PCB设计和硬件仿真建模等。同时,Cadence公司还提供设计方法学服务,帮助客户优化其设计流程;提供设计外包服务,协助客户进入新的市场领域。全球知名半导体与电子系统公司均将Cadence软件作为其全球设计的标准。

About Cadence Beijing
Cadence北京研发中心成立于2003年, 于北京海淀区知春路27号大运村量子芯座6层,主要协同美国总部共同研发Virtuoso全定制设计平台及其多模式仿真 (multi-mode simulation) 产品。 Virtuoso全定制设计平台是用于快速、硅精度设计的综合系统。Virtuoso平台包括:业界唯一的规格驱动的环境;使用通用语法、模型和方程式的多模式仿真;快速版图设计,用于0.18微米以下工艺的先进硅分析和全芯片混合信号集成仿真环境。使用该平台,设计团队可以用从1微米到45纳米的工艺迅速、准确、按时地设计出硅片。

We are looking for
我们希望你是:
硕士或者博士的应届毕业生, EE, CS或者Mathematics专业;
有良好的Unix平台下C/C++的编程经验
具有analog circuit design方面的背景
有EDA行业经验我们将会优先考虑
有良好的英语沟通能力和团队合作能力;

有关职位的详细信息如下,以下所有职位的工作地点均在北京。
Software Configuration Management (CM) Engineer
Job Description:
This position involves managing daily software build, test, and release processes, and configuration management support for R&D/PV/PE. The responsibility also includes maintaining and enhancing the existing automation systems, designing and developing new automation systems, software integration, and project management. The candidate will also work closely with cross functional teams to diagnose and resolve problems.
Job Requirements:
- MS in Computer Science or BS in Computer Science with above 3 years Software Configuration Management experience.
- Familiar with Software Configuration Management concept/process.
- Familiar with IBM Rational ClearCase and/or other source code control tools.
- Good experience on Perl and Shell programming.
- Good knowledge of source code porting and software integration.
- Familiar with GNU Make, GCC/G++, and/or other compilers.
- Good knowledge and experience of UNIX system administration.
- Strong troubleshooting skills.
- Good record of project management skill.
- Excellent interpersonal, verbal, and written communication skills.
- Excellent project documentation skills.
- Good written and spoken English.
- Fast and self learner.
- C/C++ programming experience is a big plus.

Sr. Member of Technical Staff for Verilog-A simulator development
Responsibilities:
Develop, enhance and maintain Verilog-A simulator.
Requirements:
Familiar with Spice, Verilog-A, Verilog-AMS language
Skilled in C++ programming, familiar with development under Linux/Unix environment.
Analog circuit or digital simulator development experiences.
Well understanding on circuit simulation technology, including MNA, dc, tran method.
Good mathmatic background & knowledge.
Be familiar with Analog Mixed-signal design is a plus
EE or CS Master degree with at least 2 years related working experience or above

Member of Technical Staff for RF/VPCD GUI development
Responsibilities:
The position is mainly for GUI engineer responsible for GUI design, implementation and maintenance for Cadence passive component modeling software, VPCD.
May also involve in software development of Cadence state-of-art RF simulation product, SpectreRF.
The engineer will be responsible for supporting development efforts through the development process, including writing specifications based on marketing and product requirements, designing and implementing product improvements and fixes.
Be able to work with a cross-functional team to ensure the software is tested, integrated and documented.
May need to work with global R&D team.
Requirements:
Education Requirement: BS/MS in EE/CS/related research area.
The engineer must be proficient in C/C++ Unix development
Have a good knowledge of GUI design and implementation.
Experience in SKILL or Qt is a big plus.
Good command in written and oral English.

Sr.Member of consulting staff for spice simulator development
Job Description:
The position is for analog circuit simulation engineer responsible for designing, implementing and maintaining SPICE-like circuit simulation software for use with analog, RF and mixed signal circuit simulators.
The engineer will be responsible for leading multiple development efforts through the development process, including writing specifications based on marketing and product requirements, designing and implementing product improvements and fixes, and working with a cross-functional team to ensure the software is tested, integrated and documented.
The engineer must be proficient in C/C++ Unix development, and have a thorough knowledge of numerical methods for analog circuit simulation.
The engineer must have a proven ability to learn from and work with an engineering and cross-functional team to deliver innovative products in a production environment.

Requirements:
Familiar with Spice, Spectre format & usage;
Skilled in C++ programming, familiar with development under Linux/Unix environment;
Well understanding on spice simulation technology, including MNA, Euler algorithm, dc, tran analyze method, is a big plus;
Well understanding on matrix solver & mathematic calculation is a big plus;
Be familiar with Analog-signal design is a plus;
Good English communication skill both verbally and writing;
Good problem solving skill and team work spirit;

Member of consulting staff for Fast spice simulator development
Job Description:
- Lead the development of the fast spice simulator (ultrasim).
Work on complex problems where analysis of situations or data requires an in-depth evaluation of various factors. Exercises judgment within broadly defined practices and policies in selecting methods, techniques, and evaluation criteria for obtaining results.

Requirements:
1. Must have a solid knowledge of analog integrated circuit design. Knowledge on semiconductor device is strong plus.
2. Must have deep understanding of numerical methods, particularly algorithms for ODE, nonlinear equations and matrix and is expected to play a leadership role in contributing simulation algorithm and architecting.
3. Must be proficient with Unix software development, ClearCase, script language, software engineering process and project management.
4. Must be skilled in C++ programming, familiar with development under Linux/Unix environment.
5. Good English communication skill both verbally and in writing.
6. EE or CS or mathematics Ph.D. degree with at least 3 years related working experience or above.

Sr. Member of Technical Staff for Parser development
Responsibility:
Develop, enhance and maintain front end parser and database for circuit simulator & nbsp;
Requirements:
Knowledgeable at principles of compiler,
Familiar with Lex/yacc or other lexical/syntax analyzers
Skilled in C++ programming,
Good background with development under Linux/Unix environment.
Familiarity with Spice netlist format, Clearcase, software architecture and design specifications would be a good advantage.
Circuit simulation knowledge will be a plus.
EDA experience would be desirable but not absolute requirement.
MS or PhD in EE or CS.
Email
如果你对我们的职位有兴趣, 请发送邮件至:jinggu@cadence.com.附上你的简历(中英文)以及你申请的职位名称.如对职位有任何问题,也可写邮件咨询.我们的HR部门会回复你的疑问
--

33 来源:·水木社区 ne***net[点击查看]·[FROM: 123.4.240.*]
公司简要介绍:
不详 不详

上一条:Ericsson R&D

下一条:外资公司招聘英文好前台两名,月薪4000