首页 > 上海 全职 > 职位详细
说明:

此信息由饮水思源审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者饮水思源核实,并请同时联系本站处理该转载信息。

nvidia补充招聘physical Design Engineer


发布时间:2006-12-21
工作地点:上海
信息来源:饮水思源
职位类型:全职
职位描述
nvidia补充招聘physical Design Engineer
发信站: 饮水思源 (2006年12月21日15:37:08 星期四)

招聘职位为:
Physical design engineer



LOCATION: Shanghai, China



RESPONSIBILITIES:
- Responsible for all aspects of physical design and implementation of Graphic
s processors, integrated chipsets and other ASICs targeted at the desktop, lap
top, workstation, set-top box and home networking markets.
- Participating in the efforts in establishing CAD and physical design methodo
logies, flow automation, chip floorplan, power/clock distribution, chip assemb
ly and P&R, timing closure, - Static timing analysis, power and noise analysis
and back-end verification across multiple projects.



MINIMUM REQUIREMENTS:
- MSEE or MSCS
- project experience in VLSI physical design implementation on 0.15u, 0.13u, o
r 90 nanometer technology.
- Understanding of custom Macro blocks such as RAMs, CAMs, high-speed IO drive
rs.
- Understanding Timing closure, clock/power Distribution and analysis, RC Extr
action and correlation, place and route and tapeout issues.
- Working knowledge of deep sub-micron routing issues as they relate to power
and timing.
- Circuit level comprehension of time critical paths. Spice experience a plus.

- Experience with P&R and timing analysis CAD tools from Synopsys (Astro/PC/dc
_shell/pt_shell/STAR-RC), Cadence (FE/Nanoroute), Sequence (Physical Studio) o
r Magma.
- Proficiency using Perl, TCL, Scheme, Make scripting is preferred.
- Courses taken in digital design, logic design and verilog synthesis
- Students missed our writing test during NVIDIA campus recruiting.





详情请登陆:ca***com[点击查看]

上一条:替公司发招聘信息!材料系佳!

下一条:代友招聘~~~急召!有兴趣的赶快联系(转载)